Protecting an Intellectual Property Core during Architectural Synthesis using High-Level Transformation Based Obfuscation

ANIRBAN SENGUPTA, Dipanjan Roy
  • Electronics Letters, May 2017, the Institution of Engineering and Technology (the IET)
  • DOI: 10.1049/el.2017.1329

The authors haven't finished explaining this publication. If you are the author, sign in to claim or explain your work.

Read Publication

http://dx.doi.org/10.1049/el.2017.1329

The following have contributed to this page: Professor Anirban Sengupta and Mr Dipanjan Roy