What is it about?

Dedicated accelerators for sparse matrix multiplications use many different design choices that are identified and classified in this survey. We aim to help designers to have a better view of the design space and guide them depending of their objectives.

Featured Image


I wrote this article for my PhD, hoping to help others to save time in their research, but also doing an important state-of-the-art work that will definitely help me to design a hardware accelerator for sparse matrix computation.

Valentin Isaac--Chassande

Read the Original

This page is a summary of: Dedicated Hardware Accelerators for Processing of Sparse Matrices and Vectors: A Survey, ACM Transactions on Architecture and Code Optimization, January 2024, ACM (Association for Computing Machinery),
DOI: 10.1145/3640542.
You can read the full text:



The following have contributed to this page