Modeling two way concurrent buffer system using timed automata in UPPAAL

Rohit Mishra, Md Zeeshaan, Sanjay Singh
  • October 2012, Institute of Electrical & Electronics Engineers (IEEE)
  • DOI: 10.1109/wict.2012.6409193

The authors haven't finished explaining this publication. If you are the author, sign in to claim or explain your work.

Read Publication

The following have contributed to this page: Sanjay Singh