Publication not explained

This publication has not yet been explained in plain language by the author(s). However, you can still read the publication.

If you are one of the authors, claim this publication so you can create a plain language summary to help more people find, understand and use it.

Featured Image

Read the Original

This page is a summary of: Printable Parallel Arrays of Si Nanowire Schottky-Barrier-FETs With Tunable Polarity for Complementary Logic, IEEE Transactions on Nanotechnology, May 2016, Institute of Electrical & Electronics Engineers (IEEE), DOI: 10.1109/tnano.2016.2542525.
You can read the full text:



The following have contributed to this page