Publication not explained
This publication has not yet been explained in plain language by the author(s). However, you can still read the publication.
If you are one of the authors, claim this publication so you can create a plain language summary to help more people find, understand and use it.
Featured Image
Read the Original
This page is a summary of: Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating, February 2013, Institute of Electrical & Electronics Engineers (IEEE),
DOI: 10.1109/isscc.2013.6487696.
You can read the full text:
Contributors
The following have contributed to this page
