Publication not explained

This publication has not yet been explained in plain language by the author(s). However, you can still read the publication.

If you are one of the authors, claim this publication so you can create a plain language summary to help more people find, understand and use it.

Featured Image

Read the Original

This page is a summary of: QoS-Aware Cross-Layer Reliability-Integrated FPGA-Based Dynamic Partially Reconfigurable System Partitioning, December 2018, Institute of Electrical & Electronics Engineers (IEEE),
DOI: 10.1109/fpt.2018.00041.
You can read the full text:

Read

Contributors

The following have contributed to this page