Featured Image
Why is it important?
This is the first work that implements HS algorithm on FPGA to solve 0-1 knapsack problem.
Read the Original
This page is a summary of: Hardware accelerator for solving 0–1 knapsack problems using binary harmony search, International Journal of Parallel Emergent and Distributed Systems, May 2017, Taylor & Francis,
DOI: 10.1080/17445760.2017.1324025.
You can read the full text:
Contributors
The following have contributed to this page
