Effect of NBTI Stress on DSP cores used in CE Devices: Threat Model and Performance Estimation

  • ANIRBAN SENGUPTA, Deepak Kachave, Shubha Neema, Sri Harsha P
  • IET Computers & Digital Techniques, September 2018, the Institution of Engineering and Technology (the IET)
  • DOI: 10.1049/iet-cdt.2018.5081

The authors haven't finished explaining this publication. If you are the author, sign in to claim or explain your work.

Read Publication


The following have contributed to this page: Professor Anirban Sengupta