Publication not explained
Read the Original
This page is a summary of: A Novel Bit-Parallel Systolic Multiplier over GF(2m) for Irreducible Trinomials with ASIC and FPGA Implementations , IET Circuits Devices & Systems, January 2018, the Institution of Engineering and Technology (the IET), DOI: 10.1049/iet-cds.2017.0426.
You can read the full text:
The following have contributed to this page