Publication not explained

This publication has not yet been explained in plain language by the author(s). However, you can still read the publication.

If you are one of the authors, claim this publication so you can create a plain language summary to help more people find, understand and use it.

Featured Image

Read the Original

This page is a summary of: A Novel Bit-Parallel Systolic Multiplier over GF(2m) for Irreducible Trinomials with ASIC and FPGA Implementations , IET Circuits Devices & Systems, January 2018, the Institution of Engineering and Technology (the IET),
DOI: 10.1049/iet-cds.2017.0426.
You can read the full text:



The following have contributed to this page