All Stories

  1. A Novel Bit-Parallel Systolic Multiplier over GF(2m) for Irreducible Trinomials with ASIC and FPGA Implementations

    Article • IET Circuits Devices & Systems, January 2018, the Institution of Engineering and Technology (the IET)

    lakshmi Ashesh, Sudha Mathe