What is it about?
Describes a technique for retiming circuits in order to reduce the performance penalty of inserting voters into feedback loops when partitioning into dynamically reconfigurable TMR components.
Featured Image
Read the Original
This page is a summary of: Improving Fmax of FPGA circuits employing DPR to recover from configuration memory upsets, May 2015, Institute of Electrical & Electronics Engineers (IEEE),
DOI: 10.1109/iscas.2015.7168852.
You can read the full text:
Contributors
The following have contributed to this page
