An FPGA-based hardware accelerator for simulating spatiotemporal neurons

Ghaith Tarawneh, Jenny Read
  • December 2014, Institute of Electrical & Electronics Engineers (IEEE)
  • DOI: 10.1109/icecs.2014.7050061

The authors haven't finished explaining this publication. If you are the author, sign in to claim or explain your work.

Read Publication

http://dx.doi.org/10.1109/icecs.2014.7050061

The following have contributed to this page: Professor Jenny Read