Publication not explained
Read the Original
This page is a summary of: Minimum-jitter design of bang-bang PLLs in the presence of 1/f2 and 1/f3 DCO noise, May 2013, Institute of Electrical & Electronics Engineers (IEEE), DOI: 10.1109/iscas.2013.6571810.
You can read the full text:
The following have contributed to this page