Architectural power macromodeling technique for DSP architectures

Yaseer A. Durrani
  • April 2009, Institute of Electrical & Electronics Engineers (IEEE)
  • DOI: 10.1109/dtis.2009.4938066
The author haven't finished explaining this publicationThe author haven't finished explaining this publication

The following have contributed to this page: Dr. Yaseer A Durrani