Publication not explained
This publication has not yet been explained in plain language by the author(s). However, you can still read the publication.
If you are one of the authors, claim this publication so you can create a plain langauage summary to help more people find, understand and use it.
Read the Original
This page is a summary of: Modeling of interconnect capacitance, delay, and crosstalk in VLSI, IEEE Transactions on Semiconductor Manufacturing, January 2000, Institute of Electrical & Electronics Engineers (IEEE), DOI: 10.1109/66.827350.
You can read the full text:
Be the first to contribute to this page