Implementation of a new medium voltage asymmetric pulse-width modulation converter with balanced input capacitor voltages

Bor-Ren Lin, Sheng-Zhi Zhang
  • IET Power Electronics, August 2015, the Institution of Engineering and Technology (the IET)
  • DOI: 10.1049/iet-pel.2014.0760

The authors haven't finished explaining this publication. If you are the author, sign in to claim or explain your work.

Read Publication

The following have contributed to this page: Professor BOR-REN LIN