Publication not explained
This publication has not yet been explained in plain language by the author(s). However, you can still read the publication.
If you are one of the authors, claim this publication so you can create a plain language summary to help more people find, understand and use it.
Featured Image
Read the Original
This page is a summary of: Scheduling configuration memory error checks to improve the reliability of FPGA-based systems, IET Computers & Digital Techniques, May 2019, the Institution of Engineering and Technology (the IET),
DOI: 10.1049/iet-cdt.2018.5001.
You can read the full text:
Contributors
The following have contributed to this page
