Vertical type double gate tunnelling FETs with thin tunnel barrier

Jang Hyun Kim, Hyun Woo Kim, Byung-Gook Park, Sang Wan Kim
  • Electronics Letters, April 2015, the Institution of Engineering and Technology (the IET)
  • DOI: 10.1049/el.2014.3864

The authors haven't finished explaining this publication. If you are the author, sign in to claim or explain your work.

Read Publication

http://dx.doi.org/10.1049/el.2014.3864

The following have contributed to this page: Professor Byung Gook Park