What is it about?
It's about a new design of sub-threshold SRAM bitcell. The new idea has been verified through test chips in 40nm CMOS.
Featured Image
Why is it important?
The new SRAM bitcell is advantageous for ultra-low-voltage (say below 0.3V) IoT chip design.
Read the Original
This page is a summary of: Sub-threshold SRAM bit cell pnn for VDDmin and power reduction, Electronics Letters, September 2014, the Institution of Engineering and Technology (the IET),
DOI: 10.1049/el.2014.2357.
You can read the full text:
Contributors
The following have contributed to this page
