6.8 mW 15 dBm IIP3 CMOS common-gate LNA employing post-linearisation technique

Benqing Guo, Shiquan An, Guangjun Wen
  • Electronics Letters, January 2014, the Institution of Engineering and Technology (the IET)
  • DOI: 10.1049/el.2013.3442

The authors haven't finished explaining this publication. If you are the author, sign in to claim or explain your work.

Read Publication

http://dx.doi.org/10.1049/el.2013.3442

The following have contributed to this page: Mr benqing guo

In partnership with:

Contributors