What is it about?
This article describes a method to speed up bipolar flip-flops by up to 100% while burnig more power. It is meant for cases where bipolar flip-flop clock rate limits the performance of a system, e.g. the first stage of a clock divider tree, a decision-feedback amplifer, comparators of an ADC etc.
Featured Image
Why is it important?
If bipolar flip-flops are used, it is mostly for their superior speed over CMOS logic. In many cases, the upper limit to the clock rate of a few critical flip-flops limits the overall performance of the system. Thus, increasing it may be beneficial, even if it may consume more power.
Read the Original
This page is a summary of: Bipolar latch with compensated keep-alive current, The Journal of Engineering, March 2015, the Institution of Engineering and Technology (the IET),
DOI: 10.1049/joe.2015.0017.
You can read the full text:
Contributors
The following have contributed to this page







