What is it about?
Frequency domain signal processing is inevitable in almost all signal processing applications. Fast Fourier Transform (FFT) based implementation of Discrete Fourier transform calculation is a major computation unit in almost all digital signal processing systems. Pipelined FFT architecture is the best choice for high-speed systems. This paper focusses on the design of non-powers-of-two pipelined FFT systems that support multiple FFT lengths defined in the 3GPP-LTE standard.
Photo by Markus Spiske on Unsplash
Why is it important?
Our findings minimize the hardware complexity of implementing non-powers-of-two pipelined FFT systems. The proposed reconfigurable 2, 3 and 5-point DFT processing element effectively shares the computational unit of the processing element using multiplexers preserving the throughput of single delay feedback (SDF) structure
Read the Original
This page is a summary of: Reconfigurable 2, 3 and 5-point DFT processing element for SDF FFT architecture using Fast Cyclic Convolution algorithm, Electronics Letters, March 2020, the Institution of Engineering and Technology (the IET), DOI: 10.1049/el.2019.4262.
You can read the full text:
The following have contributed to this page