All Stories

  1. Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells

    Article • IET Circuits Devices & Systems, May 2015, the Institution of Engineering and Technology (the IET)

    Mr Vishesh Dokania