All Stories

  1. A 65nm Sub-Threshold Logic Standard Cell Library Using Quasi-Schmitt-Trigger Design Scheme and INWE-Aware Sizing