All Stories

  1. Low-Power Clock Tree Synthesis for 3D-ICs
  2. Voltage Noise Induced DRAM Soft Error Reduction Technique for 3D-CPUs
  3. Electromigration-aware Clock Tree Synthesis for TSV-based 3D-ICs