All Stories

  1. A Cost-Effective Built-In Self-Test Mechanism for Post-Manufacturing TSV Defects in 3D ICs
  2. Hardware Trojan Horse Detection through Improved Switching of Dormant Nets
  3. Optimisation of test architecture in three-dimensional stacked integrated circuits for partial stack/complete stack using hard system-on-chips