All Stories

  1. Design topologies with dual-V th and dual-T ox assignment in 16 nm CMOS technology
  2. A novel technique for static leakage reduction in 16 nm CMOS design