All Stories

  1. Active Stabilisation Design of DC-DC Converters with CPL load Using a Sampled Discrete-Time Model: Stability Analysis and Experimental Verification

    Article • IET Power Electronics, March 2018, the Institution of Engineering and Technology (the IET)

    Dr Matheepot Phattanasak, Roghayeh Gavagsaz-Ghoachani