All Stories

  1. Projection of Dual-Rail DPA Countermeasures in Future FinFET and Emerging TFET Technologies
  2. Impact of the RT-level architecture on the power performance of tunnel transistor circuits